
## **EAST Search History**

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	·84	"6100594"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/10/27 11:38
L2	2614151	controller microprocessor CPU processor	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/10/27 11:39
L3	254 <sup>-</sup>	stacked with memory with die	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2006/10/27 11:43
L4	193	3 and 2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/10/27 11:43

10/27/06 12:46:55 PM C:\Documents and Settings\tnguyen31\My Documents\EAST\Workspaces\thinhnew2.wsp

'ALM Intran	et					
Application Number	1	Sub	omit			
DS Flag CI IDS Information	earance for Ap	plication 1080	9720			
	Content	Mailroom Date	Entry Number	IDS Review	Last Modified	Reviewer
	M844	2006-08-09	33	Y 🗹	2006-10-27 12:25:14.0	TNguyen31
	M844	2004-03-25	13	Y 🗹	2006-03-05 19:45:21.0	TNguyen31
	Update					



		14		Issue Date	Pages	Title	Current OR	Current XRef	Retrieval Cla	Inventor	S	C	/ P	2	31	Image
7	Б.	г	US 7023077 B2	20060404	23	Carrier with metal bumps for	257/678	257/679;	1	Madrid; Ruben	. 5	F				US 7023
,			TTO 7010067 TO		-: <u>-</u>	semiconductor die packages		257/680:	.) 	2 2	11.1	i				
3	Г	Γ,	US 7018867 B2	20060328	:7	Fabricating stacked chips using	438/110	257/723;		Gracias; David			: _	· -	· r ·	US 701
	:					fluidic templated-assembly	«	257/E21,705		: 			j			
- 1	T: :	г	US 7015587 B1	20060321	11	Stacked die package for	257/777	257/666;	;	Poddar, Anindya			-	· ~ `	· ~ :	US 701
						semiconductor devices		257/685;			1					
31-2	r: :	r :	US 6998292 B2	20060214	:11	Apparatus and method for inter-chip	438/107	257/685;		McDonough; Robert J. et al.		-			-	US 699
					.:	or chip-to-substrate connection with	<u>:</u>	257/686;				1	٠,	:' '	• 1	:
U.	г. :	г	US 6979904 B2	20051227	8	Integrated circuit package having	.257/777	257/734;		Farnworth; Warren M. et al.		-	-			US 697
	- :					reduced interconnects	<b>:</b>	257/780:	1		, M.	1.	. 1	. 1	· • :	
27	т :	r :	US 6965160 B2	20051115	.17	Semiconductor dice packages	257/686	257/685:		Cobbley; Chad A. et al.	_ ;	-	. <del>-</del>			US 696
	- ;				i	employing at least one redistribution I	•	257/698:	!	ļ	K .	, 1	1	1	. 5	
VI 5	_	<b>-</b> :	US 6956294 B2	20051018	17	Apparatus for routing die	257/786	257/E23.02;		Ball; Michael B.				72	_	US 695
	:	,		1		interconnections using intermediate c	:	257/E23.021:	1		Ρ,	, C	. 1.	-1.	: 1. ;	
	-	-	US 6949410 B2	20050927	16	Flip chip in leaded molded package	438/111	138/112;		Joshi, Rajeev et al.		· · ·		721	- 1	115 604
200		1				and method of manufacture thereof	:	138/116:	!	:	₽.	, F	: [	; [	[Γ;	US 694
4	_		US 6933223 B1	20050823	:12	Ultra-low loop wire bonding	438/617	,150110		Soon; Lim Peng et al.	·					119 603
					:	,	!			, Soon, Lan 1 ong et al.	: P	r.	; F	; r	: <b>Г</b> ;	US 693
			US 6906408 B2	20050614	16	Assemblies and packages including	257/686	257/724:		Cloud; Eugene H. et al.			·			110 600
	ŧ				;	die-to-die connections	:2077000	257/777:	1	Cioud, Eugene II. et al.	₽.	, F	· [	Г	· L ·	US 690
	_ :		US 6897096 B2	20050524	17	Method of packaging semiconductor	/38/123	257/E21.502;		Cobbley; Chad A. et al.		j			;! <u>;</u>	TTC COC
	13 ]	1		,2002021		dice employing at least one redistribu		257/E21.502,		Coobley, Chau A. et al.	P.	C	; Г	ੁ⊏:	· L )	US 689
-	_ :		US 6893901 B2	20050517		Carrier with metal bumps for	:438/122	257/E23.069;		Madrid, Ruben	j i		1 .		: :	TTC 200
	E.	Г	05 00,5,01 B2	:		semiconductor die packages	.430/122	,	1	Madid, Rubeii	P :	Г	; L	: F '	Έ;	US 689
11/9_7	1	٠- ;	US 6787901 B2	20040907		Stacked dies utilizing cross	257/724	438/666;	ļ	Built Balling Are	4	į		.:		TTO 236
	F :	Г	05 0707901 152	20040907			23/1/24	:257/735;		Reyes; Edward et al.	P.	П.	, г	Г	т.;	US 678
(2° )	- :		US 6720642 B1	20040413		connection bonding wire	10.07/670	257/776:			1				1	
	L :	Γ:	US 0720042 B1	20040413		Flip chip in leaded molded package	257/673	:257/502;	i	Joshi; Rajeev et al.	F		: [	٦.	- n	US 672
-		-	He 4680 HO D.)	20040120		and method of manufacture thereof		257/578;	-					-		
1	٦.	٢	US 6680219 B2	20040120		Method and apparatus for die	438 109	228/180.5;		Reyes: Edward et al.	P	Г	_	F	Г	US 668
entime.	_		He ((2027) D2	20021007		stacking	· inchine	257/E25.011;							_	
	Г	Г	US 6630372 B2	20031007	17	Method for routing die	438/123	257/E23.02;	i	Ball; Michael B.	P	П	٠.	: [	T :	US 663
-	;		710 cc000go Di			interconnections using intermediate c		257/E23.021;	·		1					
)	r :	r:	US 6603072 B1	20030805	8 .	Making leadframe semiconductor	:174/536	257/686;		Foster, Donald C. et al.	F .	-		٠- :	ا ۾ ا	US 660
1	***			The state of the s			Sales and the sales of the		and the same of the same of		14.		11	100		*: :